Abstract: A wideband 6-bit bi-directional passive vector-sum phase shifter (PVSPS) implemented in 65-nm CMOS technology is presented. The design employs two high-bit attenuators as gain tuning ...
一些您可能无法访问的结果已被隐去。
显示无法访问的结果一些您可能无法访问的结果已被隐去。
显示无法访问的结果