个人资料图片
English
  • 全部
  • 搜索
  • 图片
  • 视频
  • 地图
  • 资讯
  • 更多
    • 购物
    • 航班
    • 旅游
  • 笔记本
报告不当内容
请选择下列任一选项。
  • 时长
    全部短(小于 5 分钟)中(5-20 分钟)长(大于 20 分钟)
  • 日期
    全部过去 24 小时过去一周过去一个月去年
  • 清晰度
    全部低于 360p360p 或更高480p 或更高720p 或更高1080p 或更高
  • 源
    全部
    Dailymotion
    Vimeo
    Metacafe
    Hulu
    VEVO
    Myspace
    MTV
    CBS
    Fox
    CNN
    MSN
  • 价格
    全部免费付费
  • 清除筛选条件
  • 安全搜索:
  • 中等
    严格中等(默认)关闭
筛选器
Verilog Day 5: Loops & Assign Block Explained
2:54
YouTubeChip Logic Studio
Verilog Day 5: Loops & Assign Block Explained
Verilog Day 5: Loops & Assign Block Explained Welcome to Verilog Day 5 of the Chip Logic Studio Verilog Course! In this video, we explore two of the most important concepts in digital design and RTL coding: 👉 Loops in Verilog 👉 Continuous & Conditional Assignment (assign) These concepts are the foundation for writing clean, efficient, and ...
已浏览 3 次1 天前
Verilog Basics
Best Budget & Premium Laptops for VLSI Engineers | Semiconductor Careers | Best Training in INDIA
0:24
Best Budget & Premium Laptops for VLSI Engineers | Semiconductor Careers | Best Training in INDIA
YouTubeVLSI FOR ALL
已浏览 4 次3 天之前
AI/ML Driven FPGA Design & Simulation Hackathon Details | Problem Statements, Dates, Mode, Benefits
10:25
AI/ML Driven FPGA Design & Simulation Hackathon Details | Problem Statements, Dates, Mode, Benefits
YouTubeVLSI FOR ALL
已浏览 1141 次1 周前
xor gate level modelling EDA Playground
1:01
xor gate level modelling EDA Playground
YouTubeMaharshi Sanand Yadav T
1 天前
热门视频
Verilog Day 5: Loops & Assign Block Explained
2:59
Verilog Day 5: Loops & Assign Block Explained
YouTubeChip Logic Studio
已浏览 46 次3 天之前
ADVANCED PHYSICAL DESIGN DEMO Class-1 : Synthesis Flow, Inputs, Outputs, RTL, SDC, LIB, Netlist File
2:06:38
ADVANCED PHYSICAL DESIGN DEMO Class-1 : Synthesis Flow, Inputs, Outputs, RTL, SDC, LIB, Netlist File
YouTubeVLSI FOR ALL
已浏览 12 次5 天之前
VLSI Jobs in India #chipdesign #ece #placement
2:25
VLSI Jobs in India #chipdesign #ece #placement
YouTubeVLSI POINT
已浏览 405 次1 天前
Verilog Examples
Verilog Day 1: Introduction and Data Types Explained from Scratch
2:59
Verilog Day 1: Introduction and Data Types Explained from Scratch
YouTubeChip Logic Studio
已浏览 56 次4 周前
Verilog Day 1: Introduction and Data Types Explained from Scratch
2:58
Verilog Day 1: Introduction and Data Types Explained from Scratch
YouTubeChip Logic Studio
已浏览 254 次3 周前
Verilog Day 1: Introduction and Data Types Explained from Scratch
2:59
Verilog Day 1: Introduction and Data Types Explained from Scratch
YouTubeChip Logic Studio
已浏览 71 次1 个月前
Verilog Day 5: Loops & Assign Block Explained
2:59
Verilog Day 5: Loops & Assign Block Explained
已浏览 46 次3 天之前
YouTubeChip Logic Studio
ADVANCED PHYSICAL DESIGN DEMO Class-1 : Synthesis Flow, Inputs, Outputs, RTL, SDC, LIB, Netlist File
2:06:38
ADVANCED PHYSICAL DESIGN DEMO Class-1 : Synthesis Flow, In…
已浏览 12 次5 天之前
YouTubeVLSI FOR ALL
VLSI Jobs in India #chipdesign #ece #placement
2:25
VLSI Jobs in India #chipdesign #ece #placement
已浏览 405 次1 天前
YouTubeVLSI POINT
Best Budget & Premium Laptops for VLSI Engineers | Semiconductor Careers | Best Training in INDIA
0:24
Best Budget & Premium Laptops for VLSI Engineers | Semiconductor C…
已浏览 4 次3 天之前
YouTubeVLSI FOR ALL
AI/ML Driven FPGA Design & Simulation Hackathon Details | Problem Statements, Dates, Mode, Benefits
10:25
AI/ML Driven FPGA Design & Simulation Hackathon Details | Pr…
已浏览 1141 次1 周前
YouTubeVLSI FOR ALL
xor gate level modelling EDA Playground
1:01
xor gate level modelling EDA Playground
1 天前
YouTubeMaharshi Sanand Yadav T
VERIVERY [LOST AND FOUND] Mood Film #2
0:26
VERIVERY [LOST AND FOUND] Mood Film #2
已浏览 811 次1 天前
YouTubeVERIVERY
14:02
地瓜机器人开发者大会VLOG
已浏览 1070 次1 天前
bilibiliVeriMake
7:40:01
FPGA-Systems 2025 | Москва 29.11.2025 | Зал 1
已浏览 539 次1 天前
YouTubeИстовый Инженер
观看更多视频
静态缩略图占位符
更多类似内容
反馈
  • 隐私
  • 条款